Skip to content
Efficient Computing Hardware and System Lab
Efficient Computing Hardware and System Lab
  • Welcome
  • Research Projects
  • Teaching
  • Publications
  • People
  • Join us
  • Archived News

FPGA/ASIC-based AI Accelerator Design

Design of customized accelerators and systolic arrays for deep neural networks, sparse computations, and sensor fusion tasks.

Introduction
Demos
Papers
Versions

Back to home

版权所有 © 2026 Efficient Computing Hardware and System Lab | 主题作者 Astra WordPress Theme